ROSE  0.11.87.0
Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc Member List

This is the complete list of members for Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc, including all inherited members.

addressWidth() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinline
addressWidth(size_t nbits)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher
addrWidth_Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherprotected
advanceInstructionPointer(SgAsmInstruction *)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
autoResetInstructionPointer() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinline
autoResetInstructionPointer(bool b)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinline
autoResetInstructionPointer_Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherprotected
callReturnRegister() const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
create(const BaseSemantics::RiscOperatorsPtr &ops, size_t addrWidth=0, const RegisterDictionary *regs=NULL) const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinevirtual
currentInstruction() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
currentState() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
decrementRegisters(SgAsmExpression *)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
Dispatcher() (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlineprotected
Dispatcher(size_t addrWidth, const RegisterDictionary *regs) (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlineprotected
Dispatcher(const RiscOperatorsPtr &ops, size_t addrWidth, const RegisterDictionary *regs) (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlineprotected
DispatcherPowerpc() (defined in Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlineprotected
DispatcherPowerpc(size_t addrWidth, const RegisterDictionary *regs) (defined in Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlineprotected
DispatcherPowerpc(const BaseSemantics::RiscOperatorsPtr &ops, size_t addrWidth, const RegisterDictionary *regs) (defined in Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlineprotected
effectiveAddress(SgAsmExpression *, size_t nbits=0)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
findRegister(const std::string &regname, size_t nbits=0, bool allowMissing=false) const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
get_operators() const ROSE_DEPRECATED("use \"operators\" instead") (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlinevirtual
get_register_dictionary() const (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlinevirtual
incrementRegisters(SgAsmExpression *)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
initializeState(const StatePtr &)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
InsnProcessors typedef (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherprotected
instance()Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinestatic
instance(size_t addrWidth, const RegisterDictionary *regs=NULL)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinestatic
instance(const BaseSemantics::RiscOperatorsPtr &ops, size_t addrWidth, const RegisterDictionary *regs=NULL)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinestatic
instructionPointerRegister() const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
iproc_init()Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcprotected
iproc_table (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherprotected
iprocGet(int key)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
iprocKey(SgAsmInstruction *insn_) const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinevirtual
iprocLookup(SgAsmInstruction *insn)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
iprocReplace(SgAsmInstruction *insn, InsnProcessor *iproc)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
iprocSet(int key, InsnProcessor *iproc)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
memory_init()Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcprotected
number_(size_t nbits, uint64_t number) const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
operators() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlinevirtual
operators(const RiscOperatorsPtr &ops)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
postUpdate(SgAsmExpression *, const BaseSemantics::SValuePtr &enabled)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
preUpdate(SgAsmExpression *, const BaseSemantics::SValuePtr &enabled)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
processInstruction(SgAsmInstruction *insn)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
promote(const BaseSemantics::DispatcherPtr &d)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcinlinestatic
protoval() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
Ptr typedefRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
read(SgAsmExpression *, size_t value_nbits=0, size_t addr_nbits=0)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
readAndUpdate(BaseSemantics::RiscOperators *, SgAsmExpression *, size_t valueNBits)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_CRRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_CR0Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_CR0_LTRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_CTRRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_IARRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_LRRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_XERRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_XER_CARose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_XER_OVRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
REG_XER_SORose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
regcache_init()Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcprotected
regdictRose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherprotected
registerDictionary() const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinline
registerDictionary(const RegisterDictionary *rd)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinline
segmentRegister(SgAsmMemoryReferenceExpression *)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
set_register_dictionary(const RegisterDictionary *regdict) override (defined in Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
setXerOverflow(const BaseSemantics::SValuePtr &hadOverflow)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
stackFrameRegister() const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
stackPointerRegister() const overrideRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
Super typedefRose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
undefined_(size_t nbits) const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
unspecified_(size_t nbits) const Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
updateCr0(const BaseSemantics::SValuePtr &result)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpcvirtual
write(SgAsmExpression *, const SValuePtr &value, size_t addr_nbits=0)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatchervirtual
writeAndUpdate(BaseSemantics::RiscOperators *, SgAsmExpression *destination, const BaseSemantics::SValuePtr &value)Rose::BinaryAnalysis::InstructionSemantics2::DispatcherPowerpc
~Dispatcher() (defined in Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcher)Rose::BinaryAnalysis::InstructionSemantics2::BaseSemantics::Dispatcherinlinevirtual
Generated on Mon Jun 27 2022 06:03:50 for ROSE by   doxygen 1.8.10